Renesas SH7709S Uživatelský manuál Strana 41

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 44
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 40
Rev. 1.0, 07/03, page 37 of 38
Table 2.14 BSC Register Settings (HM5257165B-A6)
Register Name Abbr. Initial
Value
Address
Access
Size
Setting Value
Bus control register 1 BCR1 H'0000
H
'
FFFFFF60
16 H'0008
Bus control register 2 BCR2
H
'
3FF0
H
'
FFFFFF62
16 H'3FB0
Wait state control register 1 WCR1
H
'
3FF3
H
'
FFFFFF64
16 H'3FF3
Wait state control register 2 WCR2
H
'
FFFF
H
'
FFFFFF66
16 H'FFDF
Individual memory control
register
MCR H'0000
H
'
FFFFFF68
16 H'5274
PCMCIA control register PCR H'0000
H
'
FFFFFF6C
16 Need not be set
Refresh timer control/status
register
RTCSR H'0000
H
'
FFFFFF6E
16 H'A508
Refresh timer counter RTCNT H'0000
H
'
FFFFFF70
16 H'A500
Refresh time constant counter RTCOR H'0000
H
'
FFFFFF72
16 H'A57C
Refresh count register RFCR H'0000
H
'
FFFFFF74
16 Need not be set
Area 2 SDMR
H
'
FFFFD000 to
H
'
FFFFDFFF
8 Need not be setSynchronous
DRAM mode
register
Area 3
H
'
FFFFE000 to
H
'
FFFFEFFF
Write any value
in address
H'FFFFE440*
MCS0 control register MCSCR0 H'0000
H
'
FFFFFF50
16 Need not be set
MCS1 control register MCSCR1 H'0000
H
'
FFFFFF52
16 Need not be set
MCS2 control register MCSCR2 H'0000
H
'
FFFFFF54
16 Need not be set
MCS3 control register MCSCR3 H'0000
H
'
FFFFFF56
16 Need not be set
MCS4 control register MCSCR4 H'0000
H
'
FFFFFF58
16 Need not be set
MCS5 control register MCSCR5 H'0000
H
'
FFFFFF5A
16 Need not be set
MCS6 control register MCSCR6 H'0000
H
'
FFFFFF5C
16 Need not be set
MCS7 control register MCSCR7 H'0000
H
'
FFFFFF5E
16 Need not be set
Notes: Bits not related to this interface example show initial values. All register settings must
be checked according to the user system.
* In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value
to be set in SDMR. The desired value can be set in SDMR by writing any value in this
address.
Figure 2.14 shows an interface circuit for the case in which area 3 of the SH7727 is connected to
SDRAM via a 16-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 1110.
Zobrazit stránku 40
1 2 ... 36 37 38 39 40 41 42 43 44

Komentáře k této Příručce

Žádné komentáře