Renesas User System Interface Cable HS36049ECH61H Uživatelský manuál Strana 36

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 50
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 35
Features
Up to 34MHz, 16-bit CISC CPU with Hardware
Multiply Accumulate block (H8S 2600 CPU)
Ethernet Hardware MAC with external MII and RMII
(IEEE802.3u compliant) interfaces
• TFT-LCD Interface (ExDMA) for direct drive of
QVGA TFT-LCD panels, 16 bits per pixel
USB v2.0 compliant device; full software driver support
•Low-Pin-Count (LPC) bus interface synchronized with
33MHz PCI clock
H8S/2400 Series
2472 Group
512KB ROM; 40KB RAM
E10A Support
176
PINS
3V
128
PINS
144
PINS
2462 Group
512KB ROM; 40KB RAM
E10A Support
120
PINS
145/144
PINS
2437 Group
256KB ROM; 16KB RAM
2424 Group
256KB ROM; 48KB RAM
E10A Support
2426 Group
256KB ROM; 48KB RAM
E10A Support
2454 Group
256KB ROM; 48KB RAM
E10A Support
2456 Group
256KB ROM; 48KB RAM
E10A Support
USB Ethernet
LCD Direct Drive
LPC
H8S/2400 Series Line-up
H8S/2600 CPU: 34MHz
RAM: 40KB
USB 2.0 Full-Speed
Flash ROM: 512KB
DTC x 85 channels
ADC: 10-bit x 8 ch
Ethernet MAC 10/100
8-bit Timer x 4 ch
LPC
PWM (14-bit) Timer x 4 ch
SCI with FIFO x 1 ch
16-bit Free Run Timer
SCI x 2 ch (Smart Card I/F)
Watchdog Timer x 2 ch
SPI (SSU) x 1 ch
I
2
C x 6 ch
BSC
Multiplier
CRC
Boundary Scan
INTC
Main PLL (system clock)
PLL for USB x 6
Oscillator (system clock)
H8S/2472 Block Diagram
34
GET STARTED NOW!
H8S/2472 Development Kit
(includes free compiler)
Part Number:
R05K52472VC000BE
Zobrazit stránku 35
1 2 ... 31 32 33 34 35 36 37 38 39 40 41 ... 49 50

Komentáře k této Příručce

Žádné komentáře