Renesas R8C/Tiny Series Manuál Strana 60

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 199
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 59
R8C/10 Group
Rev.1.20 Jan 27, 2006 page 50 of 180
REJ09B0019-0120
Key input interrupt
request
Pull-up
transistor
Pull-up
transistor
Pull-up
transistor
KI
3
KI
2
PU02 bit in PUR0 register
PD1_3 bit in PD1 register
KI
1
KI
0
PD1_3 bit
KI3EN bit
PD1_2 bit
KI2EN bit
PD1_1 bit
KI1EN bit
PD1_0 bit
KI0EN bit
KI3PL=1
KI3PL=0
KI2PL=1
KI2PL=0
KI1PL=1
KI1PL=0
KI0PL=1
KI0PL=0
KUPIC register
Interrupt control circuit
Pull-up
transistor
KI0EN, KI1EN, KI2EN, KI3EN,
KI0PL, KI1PL, KI2PL, KI3PL: Bits in KIEN register
PD1_0, PD1_1, PD1_2, PD1_3: Bits in PD1 register
Figure 10.15 Key Input Interrupt
10.3 Key Input Interrupt
_____ _____
A key input interrupt is generated on an input edge of any of the K10 to K13 pins. Key input interrupts can
_____
be used as a key-on wakeup function to exit wait or stop mode. KIi input can be enabled or disabled
selecting with the KIiEN (i=0 to 3) bit in the KIEN register. The edge polarity can be rising edge or falling
_____
edge selecting with the KIiPL bit in the KIEN register. Note, however, that while input on any KIi pin which
has had the KIiPL bit set to 0 (falling edge) is pulled low, inputs on all other pins of the port are not
_____
detected as interrupts. Similarly, while input on any KIi pin which has had the KIiPL bit set to 1 (rising
edge) is pulled high, inputs on all other pins of the port are not detected as interrupts.
Figure 10.15 shows a block diagram of the key input interrupt.
Figure 10.16 KIEN Register
Key input enable register
Bit name Function
Bit symbol
R
W
S
y
m
b
o
lA
d
d
r
e
s
sA
f
t
e
r
r
e
s
e
t
K
I
E
N
0
0
9
8
1
6
0
0
1
6
K
I
0
E
N
b
7b
6b5b
4b
3b
2b1b
0
KI0 input enable bit 0 : Disabled
1 : Enabled
0 : Falling edge
1 : Rising edges
0 : Disabled
1 : Enabled
0 : Falling edge
1 : Rising edges
0 : Disabled
1 : Enabled
KI0 input polarity select bit
KI1 input enable bit
KI1 input polarity select bit
KI2 input enable bit
KI2 input polarity select bit 0 : Falling edge
1 : Rising edges
K
I
0
P
L
K
I
1
E
N
K
I
1
P
L
K
I
2
E
N
K
I
2
P
L
KI3 input enable bit 0 : Disabled
1 : Enabled
K
I
3
E
N
KI3 input polarity select bit 0 : Falling edge
1 : Rising edges
K
I
3
P
L
R
W
R
W
R
W
R
W
R
W
RW
RW
R
W
N
O
T
E
S
:
1
.
T
h
e
I
R
b
i
t
i
n
t
h
e
K
U
P
I
C
r
e
g
i
s
t
e
r
m
a
y
b
e
s
e
t
t
o
1
(
i
n
t
e
r
r
u
p
t
r
e
q
u
e
s
t
e
d
)
w
h
e
n
t
h
e
K
I
E
N
r
e
g
i
s
t
e
r
i
s
r
e
w
r
i
t
t
e
n
.
R
e
f
e
r
t
o
t
h
e
p
a
r
a
g
r
a
p
h
1
9
.
2
.
5
C
h
a
n
g
i
n
g
I
n
t
e
r
r
u
p
t
F
a
c
t
o
r
i
n
t
h
e
U
s
a
g
e
N
o
t
e
s
R
e
f
e
r
e
n
c
e
B
o
o
k
.
10.3 Key Input Interrupt
Zobrazit stránku 59
1 2 ... 55 56 57 58 59 60 61 62 63 64 65 ... 198 199

Komentáře k této Příručce

Žádné komentáře